[AMDGPU] Serialize disjoint MFMA chains to hide DS_READ latency#728
[AMDGPU] Serialize disjoint MFMA chains to hide DS_READ latency#728gandhi56 wants to merge 1 commit intoROCm:amd-stagingfrom
Conversation
This patch identifies disjoint chains of dependent MFMA instructions (with length >= 2) and stitches them together into a single execution sequence by adding artificial dependencies from the tail of one chain to the head of the next. Currently, the scheduler may schedule disjoint MFMA chains too early or interleave them, which can expose high latencies from their associated DS_READ operands. By strictly serializing these MFMA chains, we force subsequent chains to execute later. This artificial delay increases the distance between the DS_READ issuance and the consuming MFMA instruction, effectively hiding the load latency.
gandhi56
force-pushed
the
amd/dev/angandhi/iglp-serialize-mfma-chains
branch
from
fd2f7ca to
230c7b4
Compare
|
Thank you for submitting a Pull Request (PR) to the LLVM Project! This PR will be automatically labeled and the relevant teams will be notified. If you wish to, you can add reviewers by using the "Reviewers" section on this page. If this is not working for you, it is probably because you do not have write permissions for the repository. In which case you can instead tag reviewers by name in a comment by using If you have received no comments on your PR for a week, you can request a review by "ping"ing the PR by adding a comment “Ping”. The common courtesy "ping" rate is once a week. Please remember that you are asking for valuable time from other developers. If you have further questions, they may be answered by the LLVM GitHub User Guide. You can also ask questions in a comment on this PR, on the LLVM Discord or on the forums. |
2 participants
This patch identifies disjoint chains of dependent MFMA instructions (with length >= 2) and stitches them together into a single execution sequence by adding artificial dependencies from the tail of one chain to the head of the next.
Currently, the scheduler may schedule disjoint MFMA chains too early or interleave them, which can expose high latencies from their associated DS_READ operands. By strictly serializing these MFMA chains, we force subsequent chains to execute later. This artificial delay increases the distance between the DS_READ issuance and the consuming MFMA instruction, effectively hiding the load latency.